Question 1
In a J-K flipflop, when J = 1 and K = 0, it toggles the flipflop’s state.
True
False

The IIT Madras BS Computer System Design (Computer System Design) Quiz 2 paper sat on 1 Dec 2024, in the September 2024 term: 15 questions for 50 marks in 120 minutes. Every question is below with its answer. Take it as a timed mock test to be marked, or read it through first.
In a J-K flipflop, when J = 1 and K = 0, it toggles the flipflop’s state.
True
False
Correct answer
False
A multiplexer is a digital circuit that selects one of the several input signals and forwards it to a single output line.
True
False
Correct answer
True
True
False
Correct answer
True
In a positive-edge-triggered D flipflop, if the D input is 1 and the clock signal transitions from low to high, Q output is 1.
True
False
Correct answer
True
Sequential circuits do not utilize feedback loops, while combinational circuits do.
True
False
Correct answer
False
Correct answer: 1
Correct answer: 1010
Correct answer
If we want to design the given minterm using 3-input NAND gates, what is the minimum number of NAND gates required?
Correct answer: 1
If we want to design the given minterm using 2:1 multiplexers, what is the minimum number of multiplexers required?
Correct answer: 2
Choose the correct option:
Correct answer
Correct answer
Correct answer
Correct answer: 0
Correct answer: 010