Quiz Space

Computer System Design · Quiz 2 · 1 Dec 2024 · September 2024 term

Question 4: In a positive-edge-triggered D flipflop, if the D input i…

Question 4

+1 markOne correct option

In a positive-edge-triggered D flipflop, if the D input is 1 and the clock signal transitions from low to high, Q output is 1.

  1. A

    True

  2. B

    False

Show answer

Correct answer

  • A

    True

See the whole paperTake it as a mock test

Question 4 of 15 in the IIT Madras BS Computer System Design (Computer System Design) Quiz 2 paper sat on 1 Dec 2024, in the September 2024 term (IIT M DEGREE AN EXAM QDB2 01 Dec 2024). It carries 1 mark.

This question was also asked in

More questions from this paper

  1. Q1In a J-K flipflop, when J = 1 and K = 0, it toggles the flipflop’s state.
  2. Q2A multiplexer is a digital circuit that selects one of the several input signals and forwards it to a single output lin…
  3. Q3Figure question
  4. Q5Sequential circuits do not utilize feedback loops, while combinational circuits do.
  5. Q6Figure question
  6. Q7Figure question
  7. Q8Figure question
  8. Q9If we want to design the given minterm using 3-input NAND gates, what is the minimum number of NAND gates required?
  9. Q10If we want to design the given minterm using 2:1 multiplexers, what is the minimum number of multiplexers required?
  10. Q11Choose the correct option:
  11. Q12Figure question
  12. Q13Figure question
  13. Q14Figure question
  14. Q15Figure question