Quiz Space

Computer System Design · Quiz 2 · 3 Dec 2023 · September 2023 term

Computer System Design Quiz 2 3 Dec 2023 — Question 9

Question 9

+4 marksOne or more correct options

Select all that apply.

  1. A

    The flipflop remains in reset state when inputs are changed to J = 1,K = 0

  2. B

    The flipflop remains in reset state even when inputs are changed to J = 1,K = 1

  3. C

    The outputs of the flipflop will toggle when inputs are changed to J = 1,K = 1

  4. D

    The flipflop will go into set state when inputs are changed to J = 1,K = 0

Show answer

Correct answers

  • A

    The flipflop remains in reset state when inputs are changed to J = 1,K = 0

  • B

    The flipflop remains in reset state even when inputs are changed to J = 1,K = 1

See the whole paperTake it as a mock test

Question 9 of 15 in the IIT Madras BS Computer System Design (Computer System Design) Quiz 2 paper sat on 3 Dec 2023, in the September 2023 term (IIT M DEGREE AN2 EXAM QDB2 03 Dec 2023). It carries 4 marks.

More questions from this paper

  1. Q1In a J-K flipflop, when J = 0 and K = 0, it toggles the flipflop’s state.
  2. Q2In a positive-edge-triggered D flipflop, if the D input is 0 and the clock signal transitions from low to high, Q outpu…
  3. Q3In a NAND-based gated D latch, when the write enable input is 0, it denotes the Memory Hold state.
  4. Q4In a NAND-based gated D latch is edge-triggered, while a D flip-flop is level-sensitive.
  5. Q5Master-slave J-K flipflops are capable of preventing race-around conditions, whereas regular JK flipflops lack this cap…
  6. Q6The Boolean function for a combinational circuit with four inputs is represented by the following K-map. | AB \ CD | 00…
  7. Q7Consider the following expression: Which of the following K-maps represents the expression correctly?
  8. Q8Consider a function, f which has four input variables (x, y, z, w). The function is defined to be high when the number …
  9. Q10Figure question
  10. Q11A half adder is implemented using XOR and AND gates, and a full adder is implemented using two half adders and an OR ga…
  11. Q12In the circuit shown below, D1 and D2 are positive triggered D flipflops, x1 and x2 are input of D1 and D2 flipflop. Ch…
  12. Q13We want to implement a 2-bit Gray code counter( an output sequence changing from 00 → 01 → 11 → 10 → 00) using the J-K …
  13. Q14Consider the circuit diagram as shown below. Assuming it was initially cleared to 0, state the output Y for the next 4 …
  14. Q15We want to implement circuit that output sequence changing from 000 → 001 → 011 → 111 → 000 using J-K flipflops, as sho…