Question 14
Consider the circuit diagram as shown below. Assuming it was initially cleared to 0, state the output Y for the next 4 clock pulses.
Note: 1st one J-K flipflop 2nd one is D flipflop
0101
1010
1100
0011
Question 14: Consider the circuit diagram as shown below. Assuming it…
Show answer
Correct answer
1010
Question 14 of 15 in the IIT Madras BS Computer System Design (Computer System Design) Quiz 2 paper sat on 3 Dec 2023, in the September 2023 term (IIT M DEGREE AN2 EXAM QDB2 03 Dec 2023). It carries 5 marks.
More questions from this paper
- In a J-K flipflop, when J = 0 and K = 0, it toggles the flipflop’s state.
- In a positive-edge-triggered D flipflop, if the D input is 0 and the clock signal transitions from low to high, Q outpu…
- In a NAND-based gated D latch, when the write enable input is 0, it denotes the Memory Hold state.
- In a NAND-based gated D latch is edge-triggered, while a D flip-flop is level-sensitive.
- Master-slave J-K flipflops are capable of preventing race-around conditions, whereas regular JK flipflops lack this cap…
- The Boolean function for a combinational circuit with four inputs is represented by the following K-map. | AB \ CD | 00…
- Consider the following expression: Which of the following K-maps represents the expression correctly?
- Consider a function, f which has four input variables (x, y, z, w). The function is defined to be high when the number …
- Figure question
- Figure question
- A half adder is implemented using XOR and AND gates, and a full adder is implemented using two half adders and an OR ga…
- In the circuit shown below, D1 and D2 are positive triggered D flipflops, x1 and x2 are input of D1 and D2 flipflop. Ch…
- We want to implement a 2-bit Gray code counter( an output sequence changing from 00 → 01 → 11 → 10 → 00) using the J-K …
- We want to implement circuit that output sequence changing from 000 → 001 → 011 → 111 → 000 using J-K flipflops, as sho…