Computer System Design Quiz 2 24 Mar 2024 — Question 8
Show answer
Correct answer
Question 8 of 15 in the IIT Madras BS Computer System Design (Computer System Design) Quiz 2 paper sat on 24 Mar 2024, in the January 2024 term (IIT M DEGREE AN EXAM QDB2 24 Mar 2024). It carries 4 marks.
More questions from this paper
- In a J-K flipflop, when J = 1 and K = 1, it toggles the flipflop’s state.
- A multiplexer is a digital circuit that selects one of several input signals and forwards it to a single output line.
- In a NAND-based gated D latch, when the write enable input is 1, it denotes the Memory Hold state.
- In a positive-edge-triggered D flipflop, if the D input is 1 and the clock signal transitions from low to high, Q outpu…
- Sequential circuits utilize feedback loops, while combinational circuits do not.
- Figure question
- Consider the circuit diagram using j-K flipflop as shown below. Assuming it was initially cleared to 0, state the outpu…
- Figure question
- Figure question
- Choose the correct options
- What will be the minimization expression?
- If we want to design the given minterm using 2:1 multiplexers, what is the minimum number of multiplexers required?
- Consider a gated D-Latch constructed using NAND gates. The initial input (at 0 ns) is D = 1, and the write enable is hi…
- Consider the circuit consisting of three D flipflops and one NAND gate as shown below.The initial states are Q1=1, Q2=0…