Question 2
An asynchronous counter uses a common clock signal to trigger all flipflops, while a synchronous counter uses the output of each flipflop to trigger the next flipflop.
TRUE
FALSE
Question 2: An asynchronous counter uses a common clock signal to tri…
Show answer
Correct answer
FALSE
Question 2 of 20 in the IIT Madras BS Computer System Design (Computer System Design) End Term paper sat on 28 Apr 2024, in the January 2024 term (IIT M DEGREE AN EXAM QDB3 28 Apr 2024). It carries 1 mark.
More questions from this paper
- In a 4-bit system, the one’s complement of the binary number 0001 is 1110.
- In a system with 65 unique states, 5 flipflops are sufficient to represent all the states.
- In a decoder, at any point, exactly one of the outputs is 0 and all the rest are 1s.
- According to Moore’s law, if a computer system has 2 million transistors today, then it will have approximately 64 mill…
- Figure question
- Figure question
- Figure question
- Figure question
- Figure question
- A circuit has four inputs (A, B, C and D) and a single output Y. Y is set to logic one if A is equal to B and C is equa…
- Figure question
- What is the minimum number of flipflops required to construct a 5-bit Johnson counter, assuming that all the basic gate…
- Figure question
- If we implement a simple memory array with 8-bit addressability and address space size of 20 bits, then what would be t…
- Consider a common bus architecture comprising of memory, and registers X, Y, Z.\ The control word format is given below…
- Let a processor contain 32 registers in its register file. Consider that the ALU is capable of performing 4 different o…
- Figure question
- Suppose we want to execute a data movement instruction, where we move the data present in register R_{30} to register R…
- Figure question