Question 2
In a positive-edge-triggered D flipflop, if the D input is 1 and the clock signal transitions from low to high, Q output is 0.
TRUE
FALSE
In a positive-edge-triggered D flipflop, if the D input is 1 and the clock signal transitions from low to high, Q output is 0.
TRUE
FALSE
Correct answer
FALSE
Question 2 of 20 in the IIT Madras BS Computer System Design (Computer System Design) End Term paper sat on 24 Dec 2023, in the September 2023 term (IIT M IMPROVEMENT FN EXAM FDI2 24 Dec 2023). It carries 1 mark.