Question 16
Answers Case Sensitive : No
Computer System Design End Term 21 Dec 2025 — Question 16
Show answer
Correct answer: 0x2F46
Question 16 of 20 in the IIT Madras BS Computer System Design (Computer System Design) End Term paper sat on 21 Dec 2025, in the September 2025 term (Computer System Design 18 Dec 25). It carries 3 marks.
More questions from this paper
- A multiplexer is a combinational circuit that selects one input from multiple inputs and forwards it to a single output.
- A JK flip-flop cannot store information without a continuous clock input.
- In a 4-bit system, the two's complement of a binary number 1010 can be represented as -6.
- A decoder performs the inverse operation of a multiplexer.
- According to Moore's Law, the size of transistors on an integrated circuit doubles approximately every two years.
- Figure question
- Figure question
- Figure question
- Given that NOT, 2-input AND/OR gates have delays of 1 ns, what will be the maximum delay of a 2x1 multiplexer circuit? …
- Consider the circuit consisting of three D flipflops and one NAND gate as shown below. The initial states are Q1=1, Q2=…
- A processor uses the following control word format: How many registers can be addressed in the register bank?
- Figure question
- Choose the correct truth table according to the given Boolean expression:
- Consider a common bus architecture containing memory and three registers: A, B, and C. The control word format is shown…
- Figure question
- Consider a gated D-Latch constructed using NAND gates. The initial input (at 0 ns) is D = 1, and the write enable is hi…
- In the circuit shown below, D1 and D2 are positive edge triggered D flipflops, x1 and x2 are inputs of D1 and D2 flipfl…
- Consider the circuit diagram as shown below. Assuming it was initially cleared to 0, state the output(Y) for the next 4…
- Figure question