Quiz Space

Computer System Design · End Term · 21 Dec 2025 · September 2025 term

Question 14: Consider a common bus architecture containing memory and…

Question 14

+3 marksWritten answer

Consider a common bus architecture containing memory and three registers: A, B, and C. The control word format is shown below.

What would be the control word if you intend to perform a register transfer from register A to register B? Note: Provide your answer in hexadecimal format (e.g., 0x3A). Answers Case Sensitive : No

Show answer

Correct answer: 0x18

See the whole paperTake it as a mock test

Question 14 of 20 in the IIT Madras BS Computer System Design (Computer System Design) End Term paper sat on 21 Dec 2025, in the September 2025 term (Computer System Design 18 Dec 25). It carries 3 marks.

More questions from this paper

  1. Q1A multiplexer is a combinational circuit that selects one input from multiple inputs and forwards it to a single output.
  2. Q2A JK flip-flop cannot store information without a continuous clock input.
  3. Q3In a 4-bit system, the two's complement of a binary number 1010 can be represented as -6.
  4. Q4A decoder performs the inverse operation of a multiplexer.
  5. Q5According to Moore's Law, the size of transistors on an integrated circuit doubles approximately every two years.
  6. Q6Figure question
  7. Q7Figure question
  8. Q8Figure question
  9. Q9Given that NOT, 2-input AND/OR gates have delays of 1 ns, what will be the maximum delay of a 2x1 multiplexer circuit? …
  10. Q10Consider the circuit consisting of three D flipflops and one NAND gate as shown below. The initial states are Q1=1, Q2=…
  11. Q11A processor uses the following control word format: How many registers can be addressed in the register bank?
  12. Q12Figure question
  13. Q13Choose the correct truth table according to the given Boolean expression:
  14. Q15Figure question
  15. Q16Answers Case Sensitive : No
  16. Q17Consider a gated D-Latch constructed using NAND gates. The initial input (at 0 ns) is D = 1, and the write enable is hi…
  17. Q18In the circuit shown below, D1 and D2 are positive edge triggered D flipflops, x1 and x2 are inputs of D1 and D2 flipfl…
  18. Q19Consider the circuit diagram as shown below. Assuming it was initially cleared to 0, state the output(Y) for the next 4…
  19. Q20Figure question