Quiz Space

Computer System Design · End Term · 24 Dec 2023 · September 2023 term · Set FDI2

Question 2: In a positive-edge-triggered D flipflop, if the D input i…

Question 2

+1 markOne correct option

In a positive-edge-triggered D flipflop, if the D input is 1 and the clock signal transitions from low to high, Q output is 1.

  1. A

    TRUE

  2. B

    FALSE

Show answer

Correct answer

  • A

    TRUE

See the whole paperTake it as a mock test

Question 2 of 20 in the IIT Madras BS Computer System Design (Computer System Design) End Term paper sat on 24 Dec 2023, in the September 2023 term (IIT M IMPROVEMENT FN EXAM FDI2 24 Dec 2023). It carries 1 mark.

This question was also asked in

More questions from this paper

  1. Q1In a system with 17 unique states, 4 flip-flops are sufficient to represent all states.
  2. Q3In a master-slave J-K flipflop, when J = 1 and K = 1, it toggles the flipflop’s state.
  3. Q4An SOP expression does not translate to the optimized circuit implementation.
  4. Q5In a decoder, at any point, exactly one of the outputs is 1 and all the rest are 0s.
  5. Q6What is the minimum number of 4:1 multiplexers required to design a circuit that implements the function F(X,Y,Z) = (1,…
  6. Q7Given that NOT, 2-input AND/OR gates have delays of 1 ns, what will be the maximum delay of a 3x8 decoder circuit?\ Not…
  7. Q8A 1-bit comparator takes two input bits and outputs 1 if they are equal, and 0 otherwise. What is the minimum number of…
  8. Q9A circuit has three inputs (A, B and C) and a single output Y. Y is set to logic one if B is equals logic zero, otherwi…
  9. Q10Figure question
  10. Q11Consider a mod-15 down counter with an initial state of 0000. What will be the state of the counter after 32 clock puls…
  11. Q12Figure question
  12. Q13Suppose we want to execute a data movement instruction, where we move the data present in register R_{30} to register R…
  13. Q14Figure question
  14. Q15If we implement a simple memory array with 16-bit addressability and an address space size of 64, then what would be th…
  15. Q16Consider a common bus architecture comprising of memory, and registers X, Y, Z. The control word format is given below.…
  16. Q17Let a processor contain 64 registers in its register file. Consider that the ALU is capable of performing 6 different o…
  17. Q18Perform 2’s complement subtraction of two number A = 17, B = 24. What is the result of A - B in 8- bit binary format? (…
  18. Q19Figure question
  19. Q20Which of the following Boolean functions can be used as a universal gate?\ Note: The boolean input zero and one are ava…